1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
|
/*
* ARM debugger toolbox : dbg_stat.h
* Copyright (C) 1992 Advanced Risc Machines Ltd. All rights reserved.
*/
/*
* RCS $Revision: 1.1 $
* Checkin $Date: 1995/02/01 14:39:25 $
* Revising $Author: hmeekings $
*/
#ifndef dbg_stat__h
#define dbg_stat__h
typedef struct {
ARMword handle;
ARMword start, limit; /* start & limit of this region */
unsigned char width; /* memory width 0,1,2 => 8,16,32 bit */
unsigned char access; /* Bit 0 => read access */
/* Bit 1 => write access */
/* Bit 2 => latched 32 bit memory */
unsigned char d1, d2; /* ensure padding */
/* Access times for R/W N/S cycles */
unsigned long Nread_ns, Nwrite_ns, Sread_ns, Swrite_ns;
} RDI_MemDescr;
typedef struct {
ARMword Nreads, /* Counts for R/W N/S cycles */
Nwrites,
Sreads,
Swrites;
ARMword ns, /* Time (nsec, sec) */
s;
} RDI_MemAccessStats;
#endif
|
